As you wait for class to start, answer the following question:

Bob has $500, but owes $300 to Shirley in CA, who’s going to kill him if he doesn’t pay off the money in person in a week. Plane tickets to CA cost $175, while bus tickets cost $75. Based on this, finish off the following statement:

If Bob buys a ________ ticket then Bob won’t be killed.
Review Problem 1

- Describe when the dome/interior light of the car should be on.
  - DriverDoorOpen = true if lefthand door open
  - PassDoorOpen = true if righthand door open
  - LightSwitch = true if light should be on regardless of door state, false if light should be on when a door is open
Review Problem 2

What does the following circuit do?
Review Problem 3

To buy beer, someone must have ID. Which of these sentences tells us exactly when Ann and Bob can get beer?

1. It is not true that both Ann and Bob don’t have ID.
2. Ann has ID or Bob has ID or Both have ID.
3. Ann has ID or Bob has ID
4. Ann has ID and Bob does not, or Bob has ID and Ann does not.
5. Ann has ID, or Bob has ID and Ann does not.
Review Problem 4

- Create the truth table for an equality circuit, which is true whenever the two inputs are the same.
Review Problem 5

- Write the Boolean equation for the 2\textsuperscript{nd} seat belt light circuit on slide 7
  - Seat Belt Light (driver belt in, passenger belt in, passenger present):
Review Problem 6

Does the following Boolean equation implement the function given in the truth table?

\[ MyCout' = (A \cdot B) + (A \cdot Cin) + (A \cdot B \cdot Cin) \]

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>Cin</th>
<th>Cout</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\[ \star \]
Review Problem 7

- Simplify the following Boolean Equation

\[ AB + AC + \overline{AB} \]
Review Problem 8

- Simplify the following Boolean Equation, starting with DeMorgan’s Law

\[ \overline{F} = \overline{AB} + AC \]

\[ F = \]
Review Problem 9

- Assuming all gates have the same delay (including inverters), complete the following timing diagram.
Review Problem 10

- Write the Verilog for a 2-input gate that is TRUE when an odd number of inputs are true.
Review Problem 11

- What does this circuit do?
Review Problem 12

- Convert the following circuit to NAND/NOR form

```
  A --> 
  B --> |   |   |   |
        |   |   |   |
        |   |   |   |
  C --> |   |   |   |
        |   |   |   |
        |   |   |   |
  D --> |   |   |   |
        |   |   |   |
        |   |   |   |
  E --> |   |   |   |
        |   |   |   |
        |   |   |   |
  F --> |   |   |   |
        |   |   |   |
        |   |   |   |
  G --> |   |   |   |
        |   |   |   |
        |   |   |   |
  H --> |   |   |   |
```
Review Problem 13

- What does this circuit do?
Review Problem 14

- Convert the Truth Table to a K-Map.
  - Letters are used as variables to hold the function value
  - First value already filled in.

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>g</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>h</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>i</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>j</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>k</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>l</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>m</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>n</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>o</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>p</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>q</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>r</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>s</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>t</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>u</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>v</td>
</tr>
</tbody>
</table>

![K-Map Diagram](image_url)
Review Problem 15

- Convert the Truth Table to a K-Map, then solve.

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

K-Map Diagram:

[Diagram of a K-Map with variables A, B, and C marked]
Review Problem 16

- Solve this K-Map.
Review Problem 17

- Solve the following K-Map.
Review Problem 18

- Solve the following K-Map.
Review Problem 19

- Extend this Verilog code to also show the letter “A” on input pattern 1010 (ten) and “F” on pattern 1111 (fifteen).

```verilog
module seg7 (bcd, leds);
    input logic [3:0] bcd;
    output logic [6:0] leds;

    always_comb begin
        case (bcd)
            // BCD[]
            // 3210
            // 6543210
            4'b0000: leds = 7'b0111111;
            4'b0001: leds = 7'b0000110;
            4'b0010: leds = 7'b0010111;
            4'b0011: leds = 7'b1001111;
            4'b0100: leds = 7'b1100110;
            4'b0101: leds = 7'b1101101;
            4'b0110: leds = 7'b1111101;
            4'b0111: leds = 7'b0000110;
            4'b1000: leds = 7'b1111111;
            4'b1001: leds = 7'b1101111;
            default: leds = 7'bX;
        endcase
    end
endmodule
```
Review Problem 20

- Amy, Bill, Carol, and Dennis each decide independently whether they want to play Chess or Checkers, each a 2-player game. Develop a circuit that can tell if the 4 people can be organized into two simultaneous games, respecting each person’s choice.
For the buggy majority circuit below, the expected and the measured results are shown in the table. What gate is broken in this circuit?

<table>
<thead>
<tr>
<th>Signal</th>
<th>Expected</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>B</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>D</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>E</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>F</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>G</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>M</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
Review Problem 22

- Can this circuit ever output a FALSE?
Review Problem 23

- The following two flip-flops are subtly different, but both useful. The difference in code is shown in bold. What is the difference in their behavior?

module D_FF1 (q, d, reset, clk);
  output logic q;
  input logic d, reset, clk;
  always_ff @(posedge clk) begin
    if (reset)
      q <= 0;
    else
      q <= d;
  end
endmodule

module D_FF2 (q, d, reset, clk);
  output logic q;
  input logic d, reset, clk;
  always_ff @(posedge clk or posedge reset) begin
    if (reset)
      q <= 0;
    else
      q <= d;
  end
endmodule
Review Problem 24

- Given the light display shown, build the FSM for a “move left” arrow traffic sign. It should animate an arrow moving left.
  - Hint: Can any of the bulbs be connected to the same signal?
Review Problem 25

- What is the series of inputs that will produce the most TRUEs on the output
Review Problem 26

- An ambulance company wants a flashing yellow light that, when a button is held, will instead hold a solid red. Design this machine.
Review Problem 27

- Draw the circuit diagram for this code

```verilog
module foo (clk, reset, in, out);
    input  logic  clk, reset, in;
    output logic  out;
    enum { A=0, B=1} ps, ns;

    always_comb begin
        case (ps)
            A: ns = B;
            B: if (in) ns = B;
                else ns = A;
        endcase
        out = ~ps;
    end

    always_ff @(posedge clk) begin
        if (reset) ps <= A;
        else        ps <= ns;
    end
endmodule
```
Review Problem 28

- What does this FSM do?
Review Problem 29

- Draw the state diagram of a machine that continuously outputs a true once at least two 0’s and at least two 1’s (in any order, not necessarily consecutively) have been seen, not including current input.
Review Problem 30

- Highway onramps have lights to meter cars entering the highway. Design the FSM for this, assuming we have a separate timer.
Review Problem 31

- In class we said we shouldn’t put a logic gate on the clock input of a flipflop because of glitches. Does this fix the problem?
Review Problem 32

- If gate delays are 1.0ns each, $T_{\text{setup}}=0.5$, $T_{\text{hold}}=1.5$, Clk-$\rightarrow$Q=0.0, what is the best clock period for this computation?
Review Problem 33

- Which of the following numbers represents the largest value?
  - $(10011)_2$
  - $(23)_8$
  - $(13)_{16}$
Review Problem 34

- Convert the following value to binary
  - \((1000)_{10}\)
Review Problem 35

- Perform the following conversions
- \((110101001011101010)_2\) to hexadecimal
- \((4AF3)_{16}\) to binary
Review Problem 36

❖ Perform the following binary computations.

\[
\begin{array}{c}
1 \ 0 \ 1 \ 1 \ 0 \\
+ \ 0 \ 0 \ 1 \ 1 \ 1 \\
\hline
1 \ 0 \ 0 \ 1 \\
\end{array}
\hspace{1cm}
\begin{array}{c}
1 \ 0 \ 0 \ 1 \\
- \ 0 \ 0 \ 1 \ 1 \\
\hline
1 \ 1 \ 1 \\
\end{array}
\hspace{1cm}
\begin{array}{c}
1 \ 1 \ 1 \\
\end{array}
\hspace{1cm}
\begin{array}{c}
1 \ 1 \ 1 \\
* \ 0 \ 1 \ 1 \\
\hline
1 \ 1 \ 1 \\
\end{array}
\]
Review Problem 37

- If all gates have a delay of 1ns, how long does a 4-bit adder take to compute?
Review Problem 38

- Create a **truth table** for a circuit which tells if a 3-bit number is evenly divisible by 3 (num/3 leaves no remainder). Have a separate output for the unsigned, 2’s comp, and sign-magnitude versions.

<table>
<thead>
<tr>
<th>B2 B1 B0</th>
<th>Uns</th>
<th>S-M</th>
<th>2’s</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Review Problem 39

- Perform the following computation in 2’s Complement & Sign/Magnitude
  - Hint: convert subtraction to addition of the negation

2’s Complement:  

\[
\begin{array}{cccc}
0 & 0 & 1 & 0 \\
- & 0 & 0 & 1 & 1 \\
\end{array}
\]

Sign/Magnitude:  

\[
\begin{array}{cccc}
0 & 0 & 1 & 0 \\
- & 0 & 0 & 1 & 1 \\
\end{array}
\]
Review Problem 40

- Convert the following numbers to decimal
- (1001) in 2’s Complement:

- (1001) in Sign/Magnitude:

- (0101) in 2’s Complement:

- (0101) in Sign/Magnitude:
Review Problem 41

- For the 6-bit 2’s Complement number (111010)
  - How would it be represented in 10-bit 2’s Complement?

- What’s the smallest number of bits required to represent that number in 2’s Complement?
Review Problem 42

- An office building has an automatic lighting system based on motion sensors. An individual office light should be on if motion has been detected in the office within the last 5 minutes. Hallway lights should be on if any office lights on that hallway have been on, or any motion in the hallway detected, during the last 10 minutes. Design the system.

<table>
<thead>
<tr>
<th>Office A</th>
<th>Office B</th>
<th>Office C</th>
<th>Office D</th>
<th>Office E</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hallway H</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Review Problem 43

- If we only have inverters and standard 2-input gates, how many gates are needed to build a 3:8 decoder?
Review Problem 44

- Build a full adder using 3:8 Decoders and as few other gates as possible.
Review Problem 45

- Instead of a priority encoder, we plan to use the basic 4:2 encoder. However, we want an output “invalid” which is true when the encoder’s assumption that only one input is true is not met. Design the circuit for this output.
For a stereo, design a crossover box to deal with swapped speaker cables using only muxes.

Lin → Lout
Rin → Rout
Control == 0

Lin × Lout
Rin × Rout
Control == 1
Review Problem 47

- Implement a 4:2 priority encoder using only 8:1 muxes and inverters
**Review Problem 48**

- Implement the controlled register from lecture in Verilog.

```verilog
module reg4(out, reset, load, d, clk);
    output logic [3:0] out;
    input logic         reset, load, clk;
    input logic [3:0] d;
endmodule
```

<table>
<thead>
<tr>
<th>Reset</th>
<th>Load</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Q = old Q</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Q = 0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Q = D</td>
</tr>
</tbody>
</table>
Review Problem 49

- Given what we know about shift registers, what are the options for sending 32-bit values?

Wires  Cycles  Method
I have already built an FSM to run at 5MHz, but I now need to use a 50MHz clock. How can I get it to still only change states 5M times a second?
Review Problem 51

- Design a down counter that goes from 3 to 1 (then back to 3), with a parallel load.
Review Problem 52

- Build a 4x1 RAM. Use premade RAM cells, along with any standard components you need.
Review Problem 53

- If we only had 8x2 memories available, how could we make an 8x6 RAM?

<table>
<thead>
<tr>
<th>8x2 RAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>A2</td>
</tr>
<tr>
<td>A1</td>
</tr>
<tr>
<td>A0</td>
</tr>
<tr>
<td>Write</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>
Review Problem 54

- Implement this circuit with 4-LUTs
Review Problem 55

- What components are on your DE1-SoC board, and how are they connected?
Review Problem 56

- Is the following good Verilog? If not, fix it. If so, draw the circuit it represents.

```verilog
logic a, b, c, d, e;

always_comb begin
    b = 0;
    c = 0;
    if (a)
        b = d;
    else
        c = d | e;
end
```
Review Problem 57

- Write Verilog that would create this circuit.
Review Problem 58

- When will current flow from the input to the output for each of these?

In1  SwA  SwB  Out1

In2  SwD  SwC  Out2
Review Problem 59

- What do these circuits do?
Review Problem 60

- Build an XOR gate from transistors. Assume you have two inputs, A and B, as well as their inverses (\(\bar{A}\) and B).